che-chandler.de
CMOS Sram Circuit Design and Parametric Test in Nano-Scaled Technologies
Process-Aware Sram Design and Test
Besorgungstitel - wird vorgemerkt | Lieferzeit: Besorgungstitel - Lieferbar innerhalb von 10 Werktagen I
Alle Preise inkl. MwSt. | Versandkostenfrei
Nicht verfügbar
Zum Merkzettel
Gewicht:
445 g
Format:
242x166x19 mm
Beschreibung:
Prof. Sachdev has authored several successful books with Springer
This book covers a broad range of topics related to SRAM design and testing. It includes everything from SRAM operation basics through cell electrical and physical design to process-aware and economical approach to SRAM testing.
Gives a process-aware perspective on SRAM circuit design and test
and Motivation.- SRAM Circuit Design and Operation.- SRAM Cell Stability: Definition, Modeling and Testing.- Traditional SRAM Fault Models and Test Practices.- Techniques for Detection of SRAM Cells with Stability Faults.- Soft Errors in SRAMs: Sources, Mechanisms and Mitigation Techniques.
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies covers a broad range of topics related to SRAM design and test. From SRAM operation basics through cell electrical and physical design to process-aware and economical approach to SRAM testing. The emphasis of the book is on challenges and solutions of stability testing as well as on development of understanding of the link between the process technology and SRAM circuit design in modern nano-scaled technologies.