che-chandler.de
Realization of Memory Fault Tolerance using Error Correcting Codes
Paperback
Print on Demand | Lieferzeit: Print on Demand - Lieferbar innerhalb von 3-5 Werktagen I
Alle Preise inkl. MwSt. | Versandkostenfrei
Nicht verfügbar
Zum Merkzettel
Gewicht:
209 g
Format:
220x150x8 mm
Beschreibung:
Asst.Prof.Poluboyina Lavanya and Assoc.Prof.Gobinda Prasad Acharya are upgrowing research scholars of JNTUK and JNTUH in the areas of wireless networks and VLSI testing respectively. N S Murti Sarma together with above are faculty of Sreenidhi Institute of Science and Technology. All the authors of the book are with significant credits of research.
This work is aimed towards the implementation of a fault-tolerant memory system with the help of supporting circuits. This work demonstrates an improvement on the reliability of a semiconductor memory system using Error control codes (ECC)and Low Density Parity Check (LDPC) Codes as a part of protecting support logic. It is observed that the error correcting codes with higher hamming distances can detect more errors i.e. as higher the hamming distance higher the error control capability.