Evaluation of State-of-the-Art Hardware Architectures for Fast Cone-Beam CT Reconstruction

Nicht lieferbar | Lieferzeit: Nicht lieferbar I
Alle Preise inkl. MwSt. | Versandkostenfrei
Nicht verfügbar Zum Merkzettel
Gewicht:
216 g
Format:
210x150x7 mm
Beschreibung:

Holger Scherl earned his doctoral degree at the Pattern Recognition Lab of the Department of Computer Science, University of Erlangen-Nuremberg, under the supervision of Professor Joachim Hornegger. He works at a major healthcare company where he is responsible for the research and development of a hardware-accelerated software-platform for image reconstruction in computed tomography.
This book considers the field of computed tomography including a review of state-of-the-art reconstruction algorithms and a concise assessment of the most recent hardware architectures.Holger Scherl introduces the reader to the reconstruction problem in computed tomography and its major scientific challenges that range from computational efficiency to the fulfillment of Tuy's sufficiency condition. The assessed hardware architectures include multi- and many-core systems, cell broadband engine architecture, graphics processing units, and field programmable gate arrays. The author focuses on the interplay between these recent hardware platforms and modern computed tomography reconstruction algorithms.
Aus dem Inhalt:
Algorithms for Cone-Beam Image Reconstruction, Design and Implementation of a General Reconstruction Framework, Cell Broadband Engine Architecture, Standard Multi-Core Processors, Graphics Accelerator Boards, FPGA-Based Hardware, Performance Optimization of Selected Feldkamp Alternatives
This book considers the field of computed tomography including a review of state-of-the-art reconstruction algorithms and a concise assessment of the most recent hardware architectures.

Holger Scherl introduces the reader to the reconstruction problem in computed tomography and its major scientific challenges that range from computational efficiency to the fulfillment of Tuy's sufficiency condition. The assessed hardware architectures include multi- and many-core systems, cell broadband engine architecture, graphics processing units, and field programmable gate arrays. The author focuses on the interplay between these recent hardware platforms and modern computed tomography reconstruction algorithms.

Kunden Rezensionen

Zu diesem Artikel ist noch keine Rezension vorhanden.
Helfen sie anderen Besuchern und verfassen Sie selbst eine Rezension.